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Abstract 
 This paper compares ASIC and FPGA implementations of two commonly used architectures for 
2-dimensional discrete cosine transform (DCT), the parallel and folded architectures. The DCT has been 
designed for sizes 4x4, 8x8, and 16x16, and implemented on Silterra 180nm ASIC and Xilinx Kintex 
Ultrascale FPGA. The objective is to determine suitable low energy architectures to be used as their 
characteristics greatly differ in terms of cells usage, placement and routing methods on these platforms. 
The parallel and folded DCT architectures for all three sizes have been designed using Verilog HDL, 
including the basic serializer-deserializer input and output. Results show that for large size transform of 
16x16, ASIC parallel architecture results in roughly 30% less energy compared to folded architecture. As 
for FPGAs, folded architecture results in roughly 34% less energy compared to parallel architecture. In 
terms of overall energy consumption between 180nm ASIC and Xilinx Ultrascale, ASIC implementation 
results in about 58% less energy compared to the FPGA. 
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1. Introduction 
The latest video coding standard for video compression was developed by Joint 
Collaborative Team-Video Coding (JCT-VC) is known as high-efficiency video coding (HEVC). 
HEVC is the replacement of the previous standard that is Advanced Video Coding  
(AVC/H.264) [1]. The architecture of HEVC is based on block-based hybrid video coding 
approach [2]. HEVC uses variable transform unit (TU) sizes for DCT that is 4x4, 8x8, 16x16 and 
32x32, and also the discrete sine transforms (DST) with size 4x4. HEVC achieves double rate 
better video compression efficiency compared to AVC/H.264 standard [1, 3]. However, the TU 
sizes for DCT in AVC/H.264 is only 8x8, as implemented in [4-7]. The function of DCT is to 
reduce the redundancies by transforming the spatial domain into the spectral domain and it is 
widely used in image and video compression technology. In this paper, the main goal is to 
design the 2D-DCT architecture for transform sizes of 4x4, 8x8, and 16x16 and evaluate  
the most suitable architectures for FPGA and ASIC platforms. 
Meher et al. [8] proposed reusable architecture of integer DCT which provides the same 
throughput with 32 output coefficient per cycle for all TU, but produces a higher gate count. It 
also proposed folded and parallel HEVC 2D-DCT architectures for 8K and 4K video 
applications. The work by Basiri et al. [9] propose a multiplier unit with configurable carry save 
adder (CSA) tree implemented in 32-point 1D integer DCT architecture. The 1D-DCT 
architecture also uses the parallel and folded design. The 32x32-point parallel architecture gives 
good improvement by using 45nm CMOS TSMC library. Another work by Mehul  
Tiketar at el. [10], which utilizes a multiplierless multiple constant multiplication (MCM) instead 
of regular multipliers to reduce area overhead and applied data-gating to improve the power 
efficiency. The folded and parallel architectures, and other specialized design techniques 
described in these papers are implemented in the present paper. Apart from that, separability 
architecture has implemented for variable-length DCT HEVC where it uses a register and 
transposition memory as the block structure in 2D-DCT [11]. 
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There is relatively limited work for DCT implementation on FPGA [12]. One such work is 
given in [13] that implements and explores the design space of the full HEVC DCT. The design 
covers all valid DCT sizes and also the 4x4 DST [14, 15]. However, it implements at high-level 
and includes various architectural optimizations such as actor merging, pipelining, etc [16]. 
Based on [17], the gap between the FPGAs and ASICs are measured on area, performance 
and power consumption. In term of dynamic power consumption, FPGAs achieve approximately 
14 times more than ASICs. While this gap is generally well known, suitable DCT architectures 
for FPGA or ASIC has not been studied in detail. Most of the works in literature implements on 
ASIC technologies where it is shown that a parallel architecture results in highest performance, 
with tradeoff on area and power. Folded architecture on the hand has shown to be able to 
reduce size and power at the expense of performance. Due to the high performance parallel 
architecture in ASIC, energy efficiency is also generally better. However, for FPGA a different 
case is expected due to the unpredictable placement and routing compared to ASIC, especially 
for large size transforms. Thus the present paper provides experimental results on comparing 
energy efficiency for small (4x4 and 8x8) and large size (16x16) transforms for FPGA and ASIC 
implementations. This paper is organized as follows. In section 2, the theory of DCT are 
described. In section 3, the parallel and folded architectures are presented. In section 4,  
the results of ASIC and FPGA are assessed in terms of energy per block, maximum frequency, 
throughput, power consumption, area and gate count. Section 5 concludes the paper. 
 
 
2. DCT Theory 
The (1) and (2) is the basic equation of N-point one-dimensional (1D) DCT transform as 
defined in [18, 19]: 
 
𝑦(𝑘) = 𝑎(𝑘) ∑ 𝑥(𝑛)𝑁−1𝑛=0 cos [
𝜋(2𝑛+1)𝑘
2𝑁
] , 0 ≤ 𝑘 ≤ 𝑁 − 1  (1) 
 
𝑎(0) = √
1
𝑁
 ;     𝑎(𝑘) = √
2
𝑁
 , 1 ≤ 𝑘 ≤ 𝑁 − 1  (2) 
 
where 𝑥(𝑛) is the input data and 𝑦(𝑘) is the output data? For N=4, the equation 1D-DCT can be 
written in matrix form as given in (3), where c is the constant matrix: 
 
[
𝑦0
𝑦1
𝑦2
𝑦3
] = [
𝑐00 𝑐01 𝑐02 𝑐03
𝑐10 𝑐11 𝑐12 𝑐13
𝑐20 𝑐21 𝑐22 𝑐23
𝑐30 𝑐31 𝑐32 𝑐33
] [
𝑥0
𝑥1
𝑥2
𝑥3
] (3) 
 
One of the properties of 2D-DCT is separable it in two ways, a column-wise 1D-DCT 
and followed by a row-wise 1D-DCT or vice-versa [2]. Figure 1 shows the example for row and 
column process of 4x4 2D-DCT [9]. It starts with the row process first, each row of the input 
matrix the 1D-DCT is performed and the intermediate results are stored in transposition buffer 
matrix row by row. Next, the 1D-DCT is performed again column by column from  
the transposition buffer matrix for the column process. The results of the column process are 
required for 2D-DCT. 
The elements of the forward transform matrix are denoted in the HEVC standard [2, 20]. 
The smaller size of transform matrices can be derived from the 32x32 matrix as  
shown in (4). 
 
𝑑𝑖,𝑗
𝑁 = 𝑑𝑖(32/𝑁),𝑗
32          𝑤ℎ𝑒𝑟𝑒 𝑖, 𝑗 = 0, … … , 𝑁 − 1  (4) 
 
Let 𝑦4𝑥4 𝐷𝐶𝑇 denote the 4x4 transform matrix. Based on [2, 21], the elements of 𝑦4𝑥4 𝐷𝐶𝑇 can 
obtain as follows: 
 
𝑦4𝑥4 𝐷𝐶𝑇 = [
64 64 64 64
83 36 −36 −83
64 −64 −64 64
36 −83 83 −36
]  (5) 
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Figure 1. Example for row and column process of 4x4 2D-DCT 
 
 
By follow the symmetry property of the transform matrix, the number of necessary 
computations can be reduced by broken down (5) into Even and Odd part [22]. For the even 
matrix, the 0th and 2nd line of the horizontal and vertical is selected for row and column 
respectively. For the odd matrix, the row and column are selected from the 1st and 3rd line of  
the horizontal and vertical. The calculation of Even and Odd part for the 4x4 matrix used in this 
work can be computed in matrix form as shown in (6) and (7), and the output 1D-DCT in (8). 
 
[
𝐸𝑣𝑒𝑛0
𝐸𝑣𝑒𝑛1
] = [
64 64
64 −64
] [
𝑥0
𝑥2
]  (6) 
 
[
𝑂𝑑𝑑0
𝑂𝑑𝑑1
] = [
83 36
36 −83
] [
𝑥1
𝑥3
]   (7) 
 
[
𝑦0
𝑦1
𝑦2
𝑦3
] = [
𝐸𝑣𝑒𝑛0 + 𝑂𝑑𝑑0
𝐸𝑣𝑒𝑛1 + 𝑂𝑑𝑑1
𝐸𝑣𝑒𝑛1 − 𝑂𝑑𝑑1
𝐸𝑣𝑒𝑛0 − 𝑂𝑑𝑑0
]     (8) 
 
By using the same method, the equations for 8x8, 16x16 and 32x32 transform block also can be 
derived [2]. 
 
 
3. 2D-DCT Architecture 
This section describes the 2D-DCT for the 4x4 TU block size. Basically, this work is 
designing the 4x4 1D-DCT by using the combination of four 4-point DCT, where each N-point 
module is located horizontally. The structure of 1D-DCT is depicted in Figure 2. The complete 
1D-DCT for 4x4 TU consists of 16 input/output signal. For the larger TU size such as 8x8, 16x16 
and 32x32, it consists of 64, 256 and 1024 input/output signal respectively. Note that a 
serializer-deserializer (SERDES) modules can be used to stream the inputs and outputs. In 
addition, for 8x8, 16x16, and 32x32, it needs eight 8-point, sixteen 16-point DCT, and thirty two 
32-point DCT respectively to perform the complete 1D-DCT. The HEVC 2D-DCT architecture in 
this work are parallel and folded 2D-DCT. The details on the architectures can be found in [8-10] 
and [23-26]. The architectures are also discussed briefly in this section. 
 
3.1. Parallel Architecture 
Figure 2 shows the parallel 4x4 2D-DCT architecture. It consists of two 1D-DCT 
modules, where the first 1D-DCT module is used to perform the row process and the other  
1D-DCT module is used to perform the column process. In this architecture, the register-based 
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transpose memory is not used. All the input signal is fed simultaneously into the first 1D-DCT 
module and 1D-DCT module will do some operation of the adder, subtractor, and multiplication. 
The results from first 1D-DCT that is the row process will directly transpose to the next 1D-DCT 
module that is column process values. The second 1D-DCT module will do the same process as 
the first one. The results of the 2D-DCT module are obtained from the column process in the 
second 1D-DCT module. 
 
 
 
 
Figure 2. The structure of parallel 4x4 2D-DCT architecture 
 
 
3.2. Folded Architecture 
The folded 4x4 2D-DCT architecture is shown in Figure 3. This architecture consists of 
one 1D-DCT module, a register-based transpose memory, and some multiplexer. The block of 
1D-DCT is used to perform both processes of row and column. The multiplexer is used as a 
control signal in this circuit. All the input signal is fed simultaneously into the multiplexer.  
 
 
 
 
Figure 3. The structure of folded 4x4 2D-DCT architecture 
 
 
Figure 4 is the state diagram of the control signal for folded architecture. The value of N 
for 4x4 transform is 16. For the first cycle at state S0, the signal selA is set as high and the input 
signal is fed to the multiplexer and 1D-DCT module, it will perform the row process. At state S1, 
the register-based transpose memory receives a signal from 1D-DCT and it will store the 
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intermediate results of successive row (𝑁𝑖 = 16). It will remain at the same state if the value of N 
is not enough otherwise it will go the next state S2. At state S2, the signal selB is low and it will 
go back to the input part for the second cycle. For the second cycle at state S3, the signal selA 
is low and selB is high. The results of the register-based transpose memory are fed as input to 
the multiplexer as well as the 1D-DCT module and both of them will do the same process as 
previous for the next successive column (𝑁𝑗 = 16). The results of the register-based transpose 
memory from the second cycles are defined as the results of the 2D-DCT module. The state 
diagram also can be reused for the larger size by change the value of N, it depends on  
the TU size. 
 
 
 
 
Figure 4. State diagram of control signal for folded architecture 
 
 
4. Results and Analysis 
The 2D-DCT architecture for 4x4, 8x8 and 16x16 TU size has been designed using 
Verilog HDL and implemented in Silterra 180nm technology process for ASIC and Xilinx Kintex 
Ultrascale for FPGA. The simulation results obtained from Xilinx Vivado for FPGA is compared 
to the one obtained from Synopsys DC compiler to ensure the results are correct. SERDES 
modules have been used to serialize and deserialize the parallel input and output. The word 
length of each input/output pixels of 1D-DCT and 2D-DCT is 16 bits. This section discusses 
energy per block and other performance on ASIC and FPGA designs for both parallel and 
folded architectures. 
 
4.1. Energy per Block 
The graph in Figure 5 and Figure 6 shows the plot of energy per block in FPGA and 
ASIC respectively. Energy is calculated using the formula E=Pt, where P is the total power, and 
t is the time to process a single block. The energy per block is increased slightly in parallel with 
an increase in TU size. In FPGA, it can be seen that there is minimal difference for small and 
medium sized blocks. For large 16x16 block however, parallel architecture consumes 150.22nJ, 
while folded architecture consumes 98.84nJ. This results in roughly 34% less energy for folded 
architecture compared to parallel architecture. The main reason for this is due to  
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the significantly more wiring in parallel architecture, which is generally known to have a negative 
effect on its performance and power for FPGAs [17]. 
As shown in Figure 6 for ASIC implementation, a parallel architecture for all TU size 
yields lower energy compared to the folded architecture. Similar to FPGAs, for small and 
medium sized transforms, the results are almost similar. However, for large 16x16, it can be 
seen that the parallel architecture consumes 2.61nJ while the folded architecture consumes 
3.72nJ. This results in roughly 30% less energy for the parallel architecture compared to  
the folded architecture. Another interesting observation is the energy comparison between ASIC 
and FPGA. It can be seen that implementation on Silterra 180nm results in roughly 150x less 
energy compared to implementation on Xilinx Kintex Ultrascale (using 14nm technology). This is 
mainly attributed to the intrinsically high power of FPGAs compared to ASICs. 
 
 
 
 
Figure 5. Energy per block in FPGA 
 
 
 
 
Figure 6. Energy per block in ASIC 
 
 
4.2. Other performance on ASIC and FPGA 
Table 1 shows the results of others performance comparison in terms of maximum 
frequency, throughput, power, area and gate count. For the ASIC implementation, the clock 
period in this work is set at 20ns. The maximum frequency has been obtained using the folded 
architecture, which is twice of the parallel architecture. This is because the critical path is 
roughly twice longer in the parallel architecture. Therefore, in terms of throughput, parallel 
architectures have higher throughput compared to the folded architecture. Note that clock cycle 
latency is almost similar between the two architectures since a SERDES is used on the inputs 
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and outputs. For a 4x4 block, the clock cycle latency is 35 clock cycles for parallel architecture, 
and 39 clock cycles for folded architecture. 
In terms of power for ASIC, the folded architecture of 4x4, 8x8 and 16x16 consumes  
1.4 times more power consumption than the parallel architecture. Besides, the total core area of 
parallel architecture is about twice bigger than folded architecture, due to the more registers 
were used in parallel architecture. Total gate count of 16x16 block size is 7 times more than  
8x8 transform size for both architecture due to many blocks (adders, multiplication, and shifters) 
were used in the design.  
For FPGAs, an interesting observation from the results is the maximum frequency is 
higher on the parallel architecture. Furthermore, power consumption is also higher on the 
parallel architecture. The parallel architecture also has higher throughput and the 16x16 block 
size in FPGA is roughly 2 times more throughput compared to ASIC. The resources used by 
these design also reported in Table 1 which include the Look-Up Table (LUT), Flip-Flop (FF) 
and DSP. In terms of area, the ASIC is that the resultant circuit is permanently drawn into silicon 
whereas in FPGAs the circuit is made by connecting a number of configurable blocks. This is 
difficult to compare more details about the area between them. As mentioned, this is possibly 
due to the significantly more wiring on the parallel architecture. Because of this, the folded 
architecture generally results in better energy efficiency in FPGAs. 
 
 
Table 1. The Results of the Two Architecture and Sizes in ASIC and FPGA 
Platform 
Architecture 
Transform size 
Parallel Folded 
4x4 8x8 16x16 4x4 8x8 16x16 
ASIC Max Frequency 
(MHz) 
53.53 51.49 35.30 100.81 97.18 65.19 
 Throughput (Gpixel/s) 0.81 3.30 9.04 0.81 3.11 8.34 
 Power (W) 3.307m 11.650m 30.503m 4.699m 16.766m 43.478m 
 Area (mm)2 0.17 1.45 11.08 0.09 0.89 6.31 
 Gate count 17K 145K 1108K 9K 89K 631K 
FPGA 
Max Frequency 
(MHz) 
128.75 86.19 69.45 67.23 59.91 38.42 
 Throughput (Gpixel/s) 2.06 5.52 17.78 0.54 1.92 4.92 
 Power (W) 0.493 0.638 1.757 0.489 0.606 1.156 
 LUT 991 5049 123418 1036 4158 30276 
 FF 587 2141 8286 850 3177 12413 
 DSP 48 368 1368 20 184 1240 
 
 
5. Conclusion 
In this paper, a comparison study has been performed for 2-D HEVC DCT for ASIC and 
FPGA implementations. The aim is to determine suitable architectures for these implementation 
platforms. Furthermore, overall energy efficiency comparison between FPGAs and ASICs have 
also been determined. The study includes the design and implementation of two commonly 
used 2-D DCT architectures which are the parallel and folded. Three DCT sizes have been 
designed and compared, which are the 4x4, 8x8, and 16x16. Results show that parallel 
architecture is most suitable for ASIC due to a more predictable instance placement and routing; 
while the significantly more wiring in parallel architecture results in relatively poor performance 
in FPGAs. Results also show that using the Silterra 180nm technology achieves roughly 58x 
less energy compared to using the Xilinx Kintex Ultrascale at 14nm technology. Future work is 
to complete the HEVC DCT for size 32x32 and 4x4 DST. 
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